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In many physical systems it is expected that environmental decoherence will exhibit an asymmetry
between dephasing and relaxation that may result in qubits experiencing discrete phase errors more
frequently than discrete bit errors. In the presence of such an error asymmetry, an appropriately
asymmetric quantum code - that is, a code that can correct more phase errors than bit errors -
will be more efficient than a traditional, symmetric quantum code. Here we construct fault tolerant
circuits to convert between an asymmetric subsystem code and a symmetric subsystem code. We
show that, for a moderate error asymmetry, the failure rate of a logical circuit can be reduced by
using a combined symmetric asymmetric system and that doing so does not preclude universality.
PACS numbers: 03.67.Lx, 03.67.Pp
In any large quantum computer - a computer consist-
ing of a large number of confined, controllable, and mea-
surable two-level quantum systems - it is reasonable to
assume that fault tolerant quantum error correction [1, 2]
will be will be required to detect and correct errors in-
duced by decoherence and systematic imprecision that
cannot be suppressed by other means. The theory of
fault tolerant quantum error correction is now well un-
derstood [3], and in recent years there have been several
important developments that have brought this theory
closer to experimental reality. This has been achieved by
considering, for example, systems where interactions are
restricted to neighboring qubits [4] and systems where
measurement is assumed to be relatively slow [5].
In many systems it is expected that qubits will be
affected by dephasing (loss of phase coherence) more
strongly than by relaxation (exchange of energy with the
environment) [6, 7]. Quantum error correction causes
dephasing to be manifested as discrete phase errors and
relaxation as discrete bit errors. Traditional quantum
error correction protocols are symmetric with respect to
the phase and bit bases and so enable the detection and
correction of an equal number of phase and bit errors dur-
ing each cycle. As the protection afforded by quantum
error correction is achieved at the expense of resources -
time and qubits - this implies that some fraction of these
resources is wasted in attempting to detect and correct
errors that may be relatively unlikely to occur. This is
made worse by the fact that the inclusion of unneces-
sary circuitry will actually increase the probability that
an error will occur.
In light of this knowledge it is possible to increase the
efficiency of traditional, symmetric quantum error correc-
tion by independently adjusting the frequencies of phase
and bit error syndrome extraction to reflect a known er-
ror asymmetry [8]. A potentially more powerful tool is
an asymmetric quantum code - that is, a code that is
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able to detect and correct more phase errors than bit er-
rors during each cycle. It is known that such codes can
be constructed [9, 10, 11, 12, 13] but it is less obvious
that they are suitable for universal fault tolerant quan-
tum computation [14].
Here we detail the construction of fault tolerant cir-
cuits to convert between an asymmetric code and a sym-
metric code. With these circuits the asymmetric code
can be used whenever possible and existing fault tolerant
gate constructions for the symmetric code can be used to
achieve universality. We show that, for a moderate error
asymmetry at all locations, the failure rate of sections of
a logical circuit can be reduced by up to two orders of
magnitude by using a combined symmetric asymmetric
system in this way. The shortcoming of our method is
that it requires gates that are non-diagonal in the compu-
tational basis. Errors in these gates are not expected be
strongly asymmetric, at least at the physical level. This
issue has been addressed in a subsequent paper by Alif-
eris and Preskill in which circuits for asymmetric error
correction are constructed entirely from gates that are
diagonal in the computational basis [15].
Our starting point is the Bacon-Shor subsystem code,
C(n1,n2), a stabilizer CSS quantum code that encodes
one logical qubit into n1n2 physical qubits [11, 16, 17].
It is instructive to consider the qubits that make up the
logical qubit as the vertices of an n1×n2 grid. With this
in mind, the group structure of the code is separated
into three relevant subsystems. The first is the stabilizer
group [18], S, which is generated by the operators
S = 〈Xi,∗Xi+1,∗;Z∗,jZ∗,j+1 | i ∈ Zn1−1; j ∈ Zn2−1〉,
(1)
where we have retained the notation used in [20], Z
and X represent the Pauli matrices σZ and σX respec-
tively, Ui,∗ and U∗,j represent an operator, U , acting on
all qubits in a given row, i, or column, j, respectively,
and Zn = {1, . . . , n}. The second relevant subsystem is
known as the gauge group, T , and is described by the
2FIG. 1: Examples of group elements for each relevant subsystem of the asymmetric subsystem code, C(5,3). Each vertex point
represents one of the 15 physical qubits needed to encode a single logical qubit. Figs. a) and b) illustrate X and Z elements
from the stabilizer group S . Fig. c) illustrates two commuting elements from the non-Abelian gauge group, T . Finally, Figs.
d) and e) illustrate the two Pauli gates for the single logically encoded qubit from the group, T .
non-Abelian group generated by the pairwise operators
T =〈Xi,jXi+1,j | i ∈ Zn1−1; j ∈ Zn2〉,
〈Zi,jZi,j+1 | i ∈ Zn1 ; j ∈ Zn2−1〉.
(2)
The third relevant subsystem is the logical space, L,
which can be defined via the logical Pauli operators
L = 〈Z∗,1;X1,∗〉, (3)
which when combined with S form a non-Abelian group.
Fig. 1 illustrates elements of the asymmetric subsystem
code, C(5,3), from each of the three groups, S, T , and L.
The structure of the Bacon-Shor subsystem code arises
from the group relations of these three subsystems. If
we let H denote the Hilbert space of the n1n2 physical
qubits, S forms an Abelian group and hence can act as
a stabilizer set denoting subspaces of H. If we describe
each of these subspaces by a binary vector, ~e, formed from
the eigenvalues of the stabilizers, S, then each subspace
splits into a tensor product structure so that
H =
⊕
~e
HT ⊗HL, (4)
where elements of T act only on the subsystem HT and
the operators L act only on the subsystem HL, in which
the single logical qubit is stored. The operators in L are
logical X and Z gates on this qubit. The stabilizers, S,
can be decomposed as
SXi =
n2⊗
j=0
Xi,jXi+1,j ; i ∈ Zn1−1,
SZj =
n1⊗
i=0
Zi,jZi,j+1 ; j ∈ Zn2−1,
(5)
that is, as products of elements of T . Therefore, the
eigenvalues of the stabilizers can be determined by mea-
suring the eigenvalues of the gauge operators. This will
potentially perturb the gauge state of the system but
will not affect the information stored in HL. Knowing
these eigenvalues is sufficient to detect and correct at
least ⌊n1−1
2
⌋ Z errors and at least ⌊n2−1
2
⌋ X errors in the
encoded qubit, defining C(n1, n2) as having Z and X dis-
tances of n1 and n2 respectively. As each of the operators
in Eq. 2 are pairwise, this simplifies the construction of
fault-tolerant error correction circuits [19, 20, 21].
Here we consider the asymmetric subsystem code
C(5,3), for which the circuits for Z and X syndrome ex-
traction are shown in Figs. 2 and 3 respectively [19, 20].
With these circuits we are able to construct a memory
extended rectangle and estimate the memory threshold
[22]. An analysis of an asymmetric code requires that
the usual threshold for arbitrary errors be separated into
a Z error threshold and an X error threshold. We find
that the Z error threshold for a memory location under
C(5,3) is approximately a factor of five higher than un-
der C(3,3). This improvement is at the expense of the
X error threshold which is lowered by approximately the
same factor. Additionally, if these threshold conditions
are met, because it is a code that can correct two Z er-
rors, C(5,3) will afford a greater reduction in the failure
rate than C(3,3), which can only correct a single Z error.
To enable universal fault tolerant quantum computa-
tion under C(5,3) we require circuits for a universal set
of logical operations. As C(5,3) is a stabilizer CSS quan-
tum code, logical X , Z, and cnot are valid transversal
operations. In addition to this set, logical H , S, and T
are required to form a universal set. However, due to the
asymmetry in the stabilizer group, S, of C(5,3), H is not
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FIG. 2: Z syndrome extraction under C(5,3) for column j. To
ensure fault tolerance it is necessary to repeat this circuit or
to perform other redundant parity checks [20].
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FIG. 3: X syndrome extraction under C(5,3) for row i [20].
a valid transversal operation and so involves a more com-
plex fault tolerant circuit. This problem is common to all
asymmetric stabilizer CSS codes. Also H , S, and T mix
or transform X and Z errors, meaning that the asymme-
try that C(5,3) is chosen to reflect is not preserved under
these operations. We know that H is a valid transversal
operation under C(3,3) and we know that fault tolerant
circuits for S and T are easily constructed if H is already
available [20]. Therefore, we propose to convert between
C(5,3) and C(3,3) such that the better performing asym-
metric code is used whenever possible and the symmetric
code only when the circuit requires - that is, for the log-
ical gates H , S, and T . We note that in some settings
it may also be desirable to convert between symmetric
codes to, for example, reallocate resources at different
times during a large quantum computation.
To convert between codes we are required to transform
any valid logical state in one code to a valid logical state
in the other and vice versa while preserving the informa-
tion stored in the subsystem HL. The circuits that we
present here satisfy these requirements for conversion be-
tween C(3,3) and C(5,3) and can be generalized to achieve
conversion between larger subsystem codes.
To convert from C(3,3) to C(5,3) we require stabilizing
an additional two rows to the original grid, converting
the stabilizer set, S, from 〈Xi,∗Xi+1,∗;Z∗,jZ∗,j+1 | i ∈
Z2; j ∈ Z2〉 to 〈Xi,∗Xi+1,∗;Z∗,jZ∗,j+1 | i ∈ Z4; j ∈ Z2〉.
This can be done by initializing each of the two addi-
tional rows in the state |0⊗3〉 and then measuring the
parity of the operators 〈X2,jX4,j ;X3,jX5,j | j ∈ Z3〉 by
the circuit in Fig. 4. Note that each of the measured
operators is supported on the new gauge group, T (5, 3),
and that the circuit in Fig. 4 is actually a partial er-
ror correction protocol for C(5, 3). Also, since the new
rows are initialized in the state |0⊗3〉 they are already
stabilized with respect to Z in both the stabilizer group
and the gauge group. After measuring 〈X2,jX4,j〉 and
〈X3,jX5,j〉, the combined results are used to apply Z cor-
rections to qubits (4, 1) and (5, 1) respectively to ensure
the state is a +1 eigenstate of the C(5,3) stabilizer set.
A Z error in row two or three of the initial C(3,3) log-
ical state will be copied to row four or five of the final
C(5,3) logical state respectively. Although this will result
in two Z errors, the process of converting from C(3,3) to
C(5,3) is followed by correction under C(5,3) and so this
is acceptable.
Performing the conversion from C(5,3) to C(3,3) is
slightly more complex. The last two rows are disentan-
gled by measuring each of the six qubits in the com-
putational basis. However, the specific gauge state of
these rows must be fixed prior to conversion for two rea-
sons: First, if the gauge state of the system is fixed by
Xi,jXi′,j ∈ T (5, 3), where i ∈ {1, 2, 3} and i
′ ∈ {4, 5},
then measuring out the last two rows will leave one or
more residual X errors in the final C(3,3) logical state.
Secondly, the measurement result of the last two rows
may induce a logical error if the gauge state of these
rows is not known. Prior to conversion, fixing the the
last two rows to be +1 eigenstates of the operators
〈Zi,1Zi,2;Zi,2Zi,3 | i ∈ {4, 5}〉 ∈ T (5, 3), using the circuit
in Fig. 3, solves these two problems. Fixing the gauge in
this way ensures that the code block is not only stabi-
lized by the Z operators in S of C(5, 3), but also by the
Z operators in S of C(3, 3) - the classically controlled X
gates which are applied to the last two rows based on the
parity result are also applied to the appropriate column
in the first row to ensure the state is a +1 eigenstate of
the Z stabilizers of both C(5, 3) and C(3, 3). As the last
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FIG. 4: Conversion from C(3,3) to C(5,3) for column j.
4FIG. 5: Converting from C(5,3) to C(3,3) requires eliminating
this type of gauge state. Here, the gauge part of the subsys-
tem code is stabilized with respect to X2,1X4,1 and X3,3X5,3.
If the 6 qubits in the last two rows are measured, then resid-
ual X errors remain at grid locations (2,1) and (3,3). To
protect against this type of error, the system is stabilized
with respect to Z4,1Z4,2 and Z5,2Z5,3, this ensures that these
X gauge stabilizers are removed (since they do not commute
with Z4,1Z4,2 and Z5,2Z5,3) and errors are not induced during
the conversion.
FIG. 6: Converting from C(5,3) to C(3,3) can also enact a log-
ical Z operation. Prior to the conversion, the system is stabi-
lized with respect to 〈Zi,1Zi,2;Zi,2Zi,3 | i ∈ {4, 5}〉. Consider
the case when the state is a +1 eigenstate of Z∗,1, (i.e. a |+L〉
state), then Fig. a) represents the Z operators for which the
state is a +1 eigenstate. In the absence of errors, after the
conversion there are four possible measurement results of the
six measured qubits. Situation b) is where one row is mea-
sured |111〉 and the other |000〉. In this case the converted
state flips from a +1 eigenstate of Z∗,1 to a −1 eigenstate,
therefore a logical Z operation has been performed. In sit-
uation c), both rows have been measured to be |111〉, since
the factors of −1 cancel, the down converted state is still a
+1 eigenstate of Z∗,1, therefore no logical operation has been
performed.
two rows are stabilized by 〈Zi,1Zi,2;Zi,2Zi,3 | i ∈ {4, 5}〉,
each measured row will have the same parity: |000〉 or
|111〉. As the logical X operation is given by Z∗,1 for
both codes, measuring one of the rows as |111〉 is equiva-
lent to applying a logical Z gate to the final C(3,3) logical
state. The measurement results of the last two rows can,
therefore, enact the next logical Z gate or this operation
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FIG. 7: Conversion from C(5,3) to C(3,3). P is the gate se-
quence in Fig. 3.
can be corrected. A majority vote of the measurements
in each row ensures fault tolerance. Figs. 5 and 6 help to
illustrate.
To estimate how conversion between C(5,3) and C(3,3)
affects the failure rate of a circuit we consider these con-
version processes as logical operations and construct ex-
tended rectangles for each [22]. As any more than a sin-
gle arbitrary error in each of these extended rectangles
may cause circuit failure, we expect that the fidelity of
the conversion operations will be lower than transver-
sal operations under either C(5,3) or C(3,3). However,
the penalty associated with converting between C(3,3)
and C(5,3) will be offset by the benefit that is gained by
computing under the better performing asymmetric code.
The overall reduction in the failure rate that is achieved
by using the combined symmetric asymmetric system will
depend on the circuit and on the error asymmetry, and
we note it will also not always be worth converting be-
tween codes. For a circuit that consists of N successive
logical memory locations we have estimated the reduc-
tion in failure rate, R, that is achieved by converting
between C(3,3) and C(5,3), as shown in Fig. 8, for var-
ious values of the ratio of the probabilities of Z and X
errors, α = pz/px. These estimates are contained within
Table I.
Note that in our analysis we have assumed a stochastic
error model whereby every one- and two-qubit location
will fail with equal probability and the error asymmetry,
α, is the same for all locations. In physical systems this
will not generally be the case. A more realistic analy-
sis of asymmetric error correction should account for the
specific Hamiltonian from which gates are constructed
and for the mixing of dephasing that occurs during the
execution of non-diagonal gates such as CNOT.
The results presented in Table I are for one level of
error correction only - for more levels of error correction
any reduction in the failure rate after the first level will
be compounded. Converting between C(5,3) and C(3,3)
is suitable for an error asymmetry of around α = 25
with only one level of error correction, but for a larger
error asymmetry it may be more beneficial to use two
or more levels of asymmetric error correction or a more
strongly asymmetric code at the first level. As fewer
5FIG. 8: Using the combined symmetric asymmetric system for a period of logical memory. Blocks of qubits are labelled by
the number of qubits in the block and by the role of the block at that part of the circuit, where D indicates data, A indicates
ancilla, and C indicates additional qubits that are required to convert to C(5,3). N is the number of consecutive error correction
cycles in the period. Estimates of the performance of this circuit relative to correction under C(3,3) are contained in Tab. I.
α = pz/px N(R = 1) R(N = 10) R(N = 20) R(N = 50) R(N = 100) R(N = 1000)
5 14 − 1.0 − 1.2 1.3− 1.6 1.4− 1.7 1.5− 2.0
10 9 1.0 − 1.2 1.6 − 1.9 2.3− 3.2 2.7− 4.1 2.9− 5.6
100 7 1.3 − 1.5 2.2 − 2.9 4.0− 7.2 5.4− 14.0 7.4 − 104.1
TABLE I: Estimates of the performance of the circuit in Fig. 8 relative to correction under C(3,3) for one level of error correction
for various values of the ratio of the probabilities of Z and X errors, α. The second column gives the number of successive logical
memory locations, N , for greater than which it is beneficial to convert between C(5,3) and C(3,3). The remaining columns give
the overall reduction in failure rate, R, that is achieved for N successive logical memory locations. Since R is dependent upon
the absolute value of the error rate, pz, we have specified its value in the range 0 < pz ≤ 10
−4.
operations are transversal under an asymmetric code it
may be preferable to use an asymmetric code at the first
level only. Because some logical gates are able to be ap-
plied under C(5,3) without converting to C(3,3), it will
be possible to design higher level error correction circuits
that are amenable to the asymmetric quantum error cor-
rection at the first level. It is also possible to identify
existing algorithmic circuits that contain extensive mem-
ory regions and so will benefit from asymmetric quantum
error correction - for example the quantum Fourier trans-
form and the quantum adder [23].
In conclusion, we have shown that using a combined
symmetric asymmetric system allows benefit to be de-
rived from asymmetric error correction without preclud-
ing universality. We acknowledge that further analysis of
asymmetric errors is required before the benefit of this
method is known for a specific physical setting, however
the circuits presented in this paper may also be useful
for other applications, such as converting ancilla state
resources to error correction resources and vice versa.
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